Passive Components and Circuits
Interconnections Techniques in Electronics
New Methods of Testing PCB Traces Capacity and Fusing authors Norocel Codreanu, Radu Bunea, and Paul Svasta
TIE 2010 Event - student's contest article by Andreea Bonea, Press Officer of IEEE CPMT Student Branch Chapter of the Politehnica University of Bucharest, Romania
Interconnection Techniques in Electronics (TIE) Event – International Student Professional Contest 20th Edition article by Cristina Marghescu, IEEE CPMT Student Branch Chapter of the Politehnica University of Bucharest, Romania
The first edition of the third decade of the TIE event article by Norocel Codreanu, Andreea Bonea
Interconnection Techniques in Electronics (TIE) International Professional Student Contest in the field of advanced PCB design article on LinkedIn by Norocel Codreanu, Andreea Bonea
Svasta Paul | firstname.lastname@example.org
Codreanu Norocel | email@example.com
Ionescu Ciprian | firstname.lastname@example.org
Drumea Andrei | email@example.com
Ioan Plotog | firstname.lastname@example.org
The INTERCONNECTION TECHNIQUES IN ELECTRONICS (TIE) contest is an international professional student contest having the main objective to promote computer aided design (CAE-CAD-CAM) of electronic modules and PCB design. This contest brings together students from different universities since 1992. A solid organization and a total transparency during the contest are the main coordinates, proving professionalism and fair-play among students interested in electronic packaging.
PURPOSE AND OBJECTIVES
This student technical event has the main purpose of evaluating the level of knowledge gained by students in the field of CAE-CAD-CAM of electronic modules and PCB, with focus to both THT (through hole technology) and SMT (surface mount technology) technologies. The contest is based on the knowledge obtained at the courses in electronics regarding the design and manufacturing of analogue, digital and mixed electronic modules, as well as on the advanced knowledge of designing PCB interconnection structures (printed circuit boards) according to the IPC (Association Connecting Electronics Industries) standards recognized by the electronics industry worldwide.
Aim of the contest:
• Arousing the students’ interest in the electronic packaging issues and PCB interconnection structures;
• Evaluating of knowledge in a competitive environment;
• Certifying by industry, with the support of the IAC (Industrial Adviser Committee), of competitors’ CAD skills;
• Supporting the electronics industry with professional human resources.
• Familiarizing the students with the necessary activities for designing the electronic projects of the analogue, digital and mixed modules and the PCB interconnection structures, in order to meet the demands required by the project/product specifications;
• Reaching a high level of professionalism in using CAD software systems in this field;
• Rising the awareness of the electronics industry on the existing human resources and realizing a strong partnership between academia and industry;
• Increasing of job demands for the career of electronics engineer from today students and of job offers from the industrial environment.
The international student contest “Interconnection Techniques in Electronics (TIE)” is coordinated by “Politehnica” University of Bucharest, Center for Technological Electronics and Interconnection Techniques (UPB-CETTI) and continuously supported by IEEE CPMT HU&RO Joint Chapter. The event is yearly organized, in an itinerant way, by an university member of the EPETRUN consortium and network (Electronic Packaging Education Training and Research University Network), being also opened to all European universities interested in education and training in the field of electronic packaging.
The contest is supervised by five committees:
1. Steering Committee (SC);
2. Technical Committee (TC);
3. Local Committee (LC);
4. Industrial Adviser Committee (IAC);
5. Public Relations Committee (PRC).
In the above mentioned committees take part representatives of EPETRUN, European universities, specialists from industry and members of non-governmental organizations involved in electronics. These committees take care of all technical and organizational aspects of the contest and of the whole TIE event.
The contest has two stages:
1. local stage (which takes place in each university centre interested to participate to TIE);
2. final stage (which takes place in an university centre selected by the steering committee at least one year before the contest).
The aim of the TIE event is to help in the process of training young professionals, enable them to acquire skills and competences and become familiar with the requirements of the industry during their academic training. The fact that the contest has an international prestige means that all students, who reach the final stage, have been involved in a challenging project which surely represents a good starting point for their future professional life.
The topics of the contest cover all fields of PCB CAD from parts and footprint creation, to designing schematic projects and developing optimal layouts according to various industrial restrictions (with special placement, routing and finishing issues), ending with post-processing output files. The Technical Committee (technical manager Assoc. Prof. Norocel Codreanu) develops the up-to-date topics and assures also, with the help of Organizing Committee, that the contest takes place in a fair-play climate. All information is available online on the www.tie.ro website, where one can find the regulations, as well as examples from the past editions that give a good overview of the proposed design topics, carefully reviewed by the Steering, Technical and Industrial Advisor Committees. The Industrial Advisor Committee, chaired by Dipl. Eng. Cosmin Moisă (Continental Automotive Timisoara), participates in the writing of subjects, as well as in the evaluation, and sets the line above which are ranked the students with real knowledge in the field of PCB design, those students being recommended to interested companies as PCB specialists and designers.
Disclaimer: Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise.
Please use this information at your own risk and any attempt to use this information is at your own risk we recommend using it on a copy of your data to be sure you understand what it does and under your conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment.
"Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134."